

# DESIGN OF LOGIC GATES USING TOP GATED CARBON NANOTUBE FIELD EFFECT TRANSISTOR

Sridevi V.<sup>1</sup>, Jayanthi T.<sup>2</sup>

<sup>1</sup>Research Scholar, Sathyabama University, India.

<sup>2</sup> Panimalar Institute of Technology, India.

E-mail: <sup>1</sup>asridevi\_2005@yahoo.com, <sup>2</sup>jayanthymd@rediffmail.com

## ABSTRACT

CNTFET-based devices offer high mobility for near-ballistic transport, high carrier velocity for fast switching, as well as better electrostatic control due to the quasi one-dimensional structure of CNTs. This paper describes the work on modeling, performance benchmarking for nanoscale devices and circuits using carbon Nanotube field effect transistors (CNTFETs), with the aim of guiding nanoscale device and circuit design. In this paper we have successfully developed a compact model for MOSFET like Carbon Nano Tube Field Effect Transistor (CNTFET). The modeled CNTFET has been used to design logic gates which shows superior performance over MOSFET based logic gates and coaxially gated CNTFET logic gates. Hspice simulations have been performed on the designed logic gates and their output behaviors have been extensively studied. Finally a comparison in terms of power consumption and size of the proposed CNTFET vis-à-vis coaxially gated CNTFET and conventional MOSFET has been studied.

**Key words** Carbon Nanotube (CNT), CNT Field Effect Transistor (CNTFET), Chiral Vector, Coaxially gated, Compact modeling, logic gates, MOSFET.

## I. INTRODUCTION

For many years MOSFET has been used as a basic element of circuit designing[1]. As the miniaturization of silicon based circuits reaches its physical limitations, molecular devices are becoming hopeful alternatives to the existing silicon technology [2][3]. Carbon Nano Tube (CNT) technology is at the front of these technologies due to the unique mechanical and electronic properties. Semi-conducting carbon nanotube can be used as the channel in Carbon Nanotube Field Effect Transistor (CNTFET).

CNTFETs are novel devices that are expected to sustain the transistor scalability while increasing its performance. One of the major differences between CNTFETs and MOSFETs is that the channel of the former devices is formed by CNTs instead of silicon, which enables a higher drive current density, due to the larger current carrier mobility in CNTs compared to bulk silicon[4]-[6]. The main drawbacks of the MOSFET is that the sensitivity of a MOSFET's gate to static and high-voltage spikes makes it vulnerable to damage resulting from parasitic oscillation. This undesired self-oscillation could result in excessive gate-to-source voltage that permanently damages the MOSFET's gate insulation. Another MOSFET limitation is gate capacitance. This parameter limits the frequency at which a MOSFET can operate effectively. CNTFET

overcomes these limitations to produce better performance than MOSFET.

In this paper, section II Introduces the Carbon nanotubes, their background, the underlying physics and electronic structure of the CNT. Section III and Section IV delves into the structure and modeling aspects of MOSFET like CNTFET. Simulation results of various benchmark circuits such as AND, OR, NOT, NAND and XOR gates [7] have been discussed in section V. Finally in section VI, the research paper has been concluded with the work undertaken in this research work and the scope for improvement of the circuit level transistor models.

## II. CARBON NANOTUBE ELECTRONICS

Carbon nanotubes were discovered by S. Iijima[8] in 1991 while performing some experiments on molecular structure composed of carbonium. CNTs are hollow cylinders composed of one or more concentric layers of carbon atoms in a honey comb lattice arrangement[9]-[12]. It can be classified into SWCNT (Single Walled Carbon Nano Tube) and MWCNT (Multi Walled Carbon Nano Tube) shown in Figure 1.

Based on the chiral vector, Circular vector that is perpendicular to the axis of the tube, CNTs are classified into Arm Chair, Zigzag & Chiral as shown in Figure 2. CNTs can be either metallic or

semiconducting; this raises the scope for new integrated circuit technologies made from CNT transistors and interconnects. However, in this research we confine our study to CNT Field Effect Transistor.




Fig. 1. SWCNT and MWCNT




Fig. 2. Classification based on chiral vector

### III. CARBON NANOTUBE FIELD EFFECT TRANSISTOR

It has been shown that semiconducting carbon nanotubes can be used as the conducting channel in Carbon nanotube field effect transistors. To create such devices, nanotubes are grown on top of a thick silicon dioxide. When metal contacts are laid along the length of a nanotube, many transistors are formed along CNT. The length of the nanotube, between two contacts, acts as the channel of a transistor with metal source and drain. Because of the fixed CNT diameter once a nanotube is grown, the width of the nanotube cannot be changed to increase the current drive, instead, a transistor's width and current drive can be increased by adding nanotubes in parallel.

The metal gate is used to modulate the electronic band structure of the source, drain and carbon nanotube through a thin gate oxide. The metal gate and oxide must overlap slightly with the source and drain contacts. This overlap limits the area savings of

CNTFETs. The current is regulated by the gate to source and gate to drain interactions. Figure 3 is a theoretical illustration of a carbon nanotube FET structure. The structure resembles that of a MOSFET[13]-[15], but the nanotube is the channel for conduction.




Fig. 3. Structure of MOSFET like CNTFET

### IV. SIMULATION MODEL OF CNTFET

The MOSFET-like CNTFET model used in this study is schematically shown in Figure 4. A brief description of the theoretical analysis is given as follows. We assume near-ballistic transport and contacts in this work, i.e.  $eV_{DS} \approx \mu_d - \mu_s$  so  $\mu_s$  remains almost constant in the source-channel region and  $\mu_d$  remains almost constant in the channel-drain region.




Fig. 4. Equivalent circuit of MOSFET like CNTFET

We consider three current sources in this CNTFET model: 1. the thermionic current contributed by the semiconducting sub-bands ( $I_{semi}$ ) with the classical band theory, 2. the current contributed by the metallic sub-bands ( $I_{metal}$ ), and 3. the leakage current ( $I_{bttb}$ ) caused by the band to band tunneling mechanism through the semiconducting sub-bands.

### A. Current and Capacitance Expressions

The thermionic current contributed by the semi conducting sub-bands is given by,

$$I_{\text{semi}}(V_{\text{ch,DS}}, V_{\text{ch,GS}}) = \frac{4e}{h} \sum_{m=1}^M T_m - \left[ V_{\text{ch,GS}} + \frac{kT}{e} \ln \left( \frac{1 + e^{(K_{m,0} - \Delta \Phi_g)/KT}}{1 + (E_{m,0} - \Delta \Phi_g + eV_{\text{ch,DS}})/KT} \right) \right] \quad [1]$$

$V_{\text{ch,DS}}$  and  $V_{\text{ch,GS}}$  denotes the Fermi potential differences near source side within the channel,  $e$  is the unit electronic charge,  $\Delta \Phi_B$  is the channel surface potential change with gate/drain bias,  $T_m$  is the transmission probably,  $k$  is the Boltzmann constant and  $T$  is the temperature in Kelvin and  $E_{m,0}$  is the half band gap of the  $m$ th sub-band.

For metallic sub-bands of metallic nanotubes, the current  $I_{\text{metal}}$  includes both the electron current and the hole current,

$$I_{\text{metal}} = 2(1 - m_0) T_{\text{metal}} \sum_{l=1}^L \frac{L}{k_l} [J_{\text{ele}_0, l} + J_{\text{hole}_0, l}] \quad [2]$$

$$J_{\text{ele}_0, l} = \frac{2e}{h} \frac{\sqrt{3a} \pi V_{\pi}}{L_g} (f_{\text{FD}}(E_{0, l} - \Delta \Phi_B) - f_{\text{FD}}(E_{0, l} + eV_{\text{ch,DS}} - \Delta \Phi_B)) \quad [3]$$

$$J_{\text{hole}_0, l} = \frac{2e}{h} \frac{\sqrt{3a} \pi V_s}{L_g} (f_{\text{FD}}(-E_{0, l} - \Delta \Phi_B) - f_{\text{FD}}(-E_{0, l} + eV_{\text{ch,DS}} - \Delta \Phi_B)) \quad [4]$$

$f_{\text{FD}}(E)$  is the Fermi-Dirac distribution function,  $f_{\text{FD}}(E) = \frac{1}{1 + e^{E/KT}}$  and the transmission probability  $T_{\text{metal}}$  is given by,

$$T_{\text{metal}} = \frac{\lambda_{\text{ap}} \lambda_{\text{op}}}{\lambda_{\text{ap}} \lambda_{\text{op}} + (\lambda_{\text{ap}} + \lambda_{\text{op}}) \cdot L_g} \quad [5]$$

$L_g$ , the channel length,  $\lambda_{\text{op}}$  ( $\sim 15$  nm[16]), the optical phonon scattering mean free path (MFP) and  $\lambda_{\text{ap}}$  ( $\sim 500$  nm [17]), the acoustic phonon scattering MFP.

In the sub-threshold region, especially with negative gate bias (nFET), the band-to-band tunneling current from drain to source becomes significant. We

include a voltage controlled current source  $I_{\text{bt}}$  in the device model in order to evaluate the device sub-threshold behavior and the static power consumption.

$$I_{\text{btbt}} = \frac{4e}{h} \sum_{m=1}^M T_{\text{btbt}} \ln \left[ \left( 1 + \frac{e^{(eV_{\text{ch,DS}} - E_{m,0} - E_g)/KT}}{1 + (E_{m,0} - E_g)/KT} \right) \frac{\max(eV_{\text{ch,DS}} - 2E_{m,0})}{eV_{\text{ch,DS}} - 2E_{m,0}} \right] \quad [6]$$

To model the intrinsic ac response of CNTFET device, we use a controlled transcapacitance array among the four electrodes (G, S, D, B) with the Meyer capacitor model[18], thereby the equations for capacitance calculation are given as follows.

$$C_{bd} = C_{gd} \frac{C_{\text{sub}}}{C_{\text{ox}}} \quad [7]$$

$$C_{bs} = C_{gs} \frac{C_{\text{sub}}}{C_{\text{ox}}} \quad [8]$$

$$C_{gd} = \frac{L_g C_{\text{ox}} (C_{\text{QS}} + \beta (C_c))}{C_{\text{tot}} + C_{\text{QS}} + C_{\text{Qd}}} \quad [9]$$

$$C_{gs} = \frac{L_g C_{\text{ox}} (C_{\text{QS}} + (1 - \beta) C_c))}{C_{\text{tot}} + C_{\text{QS}} + C_{\text{Qd}}} \quad [10]$$

$$C_{bg} = C_{gb} = \frac{L_g C_{\text{sub}} C_{\text{ox}}}{C_{\text{tot}} + C_{\text{QS}} + C_{\text{Qd}}} \quad [11]$$

$C_{\text{tot}}$  is the total electrostatic coupling capacitance per unit length between channel and other electrodes,  $C_{\text{QS}}$  and  $C_{\text{Qd}}$  as the quantum capacitance due to the carriers from source (+ k branch) and drain (-k branch), respectively.

## V. SIMULATION RESULTS AND DISCUSSIONS

In order to demonstrate the versatility of MOSFET like CNTFET, we employed it to design basic logic gates. A logic gate is an electronic circuit/device which makes the logical decisions. To arrive at this decisions, the most common logic gates used are OR, AND, NOT, NAND and NOR gates. The NAND and NOR gates are called universal gates. The exclusive-OR gate is another logic gate which can be constructed using AND, OR and NOT gate.

### A. NOT GATE

Figure 5 shows an exemplary logic gate (inverter) comprising of P-type and N-type CNTFETs. They are




Fig. 5. Structure of NOT gate

coupled together in series between a high supply voltage ( $V_{DD}$ ) and a low supply reference  $V_{SS}$ , as shown. The first CNTFET which is biased to conduct holes, functions as a driver transistor with its gate providing an inverter input  $V_{IN}$ . The second transistor which is biased to conduct electrons, functions to facilitate an active load with its gate coupled to a supply VGG for appropriately biasing it, so that the output provides suitable low and high values when  $V_{IN}$  is high and low respectively as shown in Figure 6.

### B. NAND GATE

Figure 7 shows an exemplary NAND gate comprising of CNTFETs as discussed herein in accordance with some embodiments. It comprises of driver CNTFETs coupled together in parallel between a high supply reference ( $V_{DD}$ ) and a series active load




Fig. 7. Structure of NAND gate

transistors, which is coupled to a low supply reference  $V_{SS}$ , as shown.

The gates of the driver transistors provide first and second NAND gate inputs respectively and a gate output is provided at the drain of third transistor as shown. If either input or any one of the input is Low (e.g., 0V) then the output is High (approaching  $V_{DD}$ ), if both inputs are high, then the output will be Low as shown in Figure 8.

### C. NOR GATE

Figure 9 shows an exemplary NOR gate comprising of CNTFETs as discussed herein in accordance with some embodiments. It comprises of driver CNTFETs coupled together in series between a high supply reference ( $V_{DD}$ ) and a parallel connected active load transistors, which is coupled to a low supply reference  $V_{SS}$ , as shown.




Fig. 6. Behavior of NOT gate




Fig. 8: Behavior of NAND gate




Fig. 9. Structure of NOR gate

The gates of the driver transistors provide first and second NOR gate inputs respectively and a gate output is provided at the drain of parallel combination as shown. If either input is Low (e.g., 0V) then the output is High (approaching  $V_{DD}$ ), conversely, if both inputs are high (approaching  $V_{DD}$ ), then the output will be Low as shown in Figure 10.

#### D. AND GATE

The AND gate performs logical multiplication, commonly known as AND function. The AND gate shown in Figure 11 has two or more inputs and single output. The HIGH (i.e. even if one input is LOW, Output




Fig. 10. Behavior of NOR gate




Fig. 11. Structure of AND gate




Fig. 13. Structure of XOR gate




Fig. 12. Behavior of AND gate

will be LOW). If X and Y are two inputs, then output F can be represented mathematically as  $F = X \cdot Y$ . Here dot (.) denotes the AND operation. Figure 12 shows the behavior of output of AND gate is HIGH only when all its inputs are AND gate.

#### E. XOR GATE

An Exclusive-OR (XOR) gate is gate with two or three or more inputs and one output. The output of a two-input XOR gate assumes a HIGH state if one and only one input assumes a HIGH state. This is equivalent to saying that the output is HIGH if either input X or input Y is HIGH exclusively and LOW when both are 1 or 0 simultaneously. If X and Y are two inputs, then output F can be represented mathematically as  $F = X \oplus Y$ . Here  $\oplus$  denotes the XOR operation.  $X \oplus Y$  and is equivalent to  $X \cdot Y' + X' \cdot Y$ .

Figure 13 and Figure 14 shows the structure and behavior of XOR gate.

#### F. OR GATE

The OR gate performs logical addition, commonly known as OR function. The OR gate shown in Figure 15 has two or more inputs and single output. The output of OR gate is HIGH only when any one of its inputs are HIGH (i.e. even if one input is HIGH, Output will be HIGH). If X and Y are two inputs, then output F can be represented mathematically as  $F = X + Y$ . Here plus sign (+) denotes the OR operation. Figure 16 shows the behavior of AND gate.

### VI. CONCLUSION

The compact model has been developed for the MOSFET like Carbon Nanotube Field Effect Transistor. Simulation results of various benchmark circuits such as NOT, NAND and NOR gates has been discussed. A comparison has been made between the coaxially gated CNTFET and MOSFET like CNTFET which shows that, though good dc current can be achieved by SB-controlled CNTFET with the self-aligned




Fig. 14. Behavior of XOR gate




Fig. 15. Structure of OR gate

structure, its ac performance is poor due to the proximity of the gate electrode to the source/drain metal. The ambipolar behavior of SB-controlled CNTFET also makes it undesirable for complementary logic design. The fabrication feasibility and superior device performance of the MOSFET-like CNTFET as compared to the SB-controlled FET leads to reduction in the power dissipation factor and also the device size.




Fig. 16. Behavior of OR gate



## REFERENCES

- [1] Mojtaba Jamalizadeh, Fazel Sharifi, Mohammad Hossein Moaiyeri, Keivan Navi and Omid Hashemipour, "Five new MVL current mode differential absolute value circuits based on carbon nano-tube field effect transistors (CNTFETs)" Nano-Micro letters, Vol. 2, No. 4 227-234 (2010).
- [2] Joerg Appenzeller, Joachim Knoch, Richard Martel, Vincent Derycke, Shalom J.Wind, and Phaedon Avouris, "Carbon Nanotube Electronics", IEEE Trans. on Nano Technology, pp. 184 –189, 2002.
- [3] T. Dang, L. Anghel, R. Leveugle, "CNTFET Basics and Simulation", IEEE Trans. Elec.dev., 2006.
- [4] H.S.P. Wong, "Beyond the Conventional Transistor," IBM J. Research & Development, March/May, pp. 133-168, 2002.
- [5] T. Skotnicki, J.A. Hutchby, T.J. King, H.S.P. Wong, F. Beouff, "The Road to the End of CMOS Scaling," IEEE Circuits and Devices Magazine, pp. 16 – 26, 2005.
- [6] A. Javey, J. Guo, D.B. Farmer, Q. Wang, E. Yenilmez, R.G. Gordon, M. Lundstrom, H. Dai, "Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays," Nano Letters, vol. 4, pp. 1319-1322, 2004.
- [7] Arijit Raychowdhury and Kaushik Roy, "Carbon-Nanotube-Based Voltage-Mode Multiple-Valued Logic Design", IEEE Trans. on Nano Technology, Vol 4, No.2, pp. 168 –179, March 2005.
- [8] S. Iijima, "Helical microtubes of graphitic carbon", Nature 354, pp. 56–58, 1991.
- [9] Fabien Pregaldiny et.al., "Compact Modeling and Applications of CNTFETs for Analog and Digital Circuit Design", IEEE Trans. Elec.dev., pp. 1030–1033, 2006.
- [10] Fabien Pregaldiny et.al., "Design Oriented Compact Models for CNTFETs", IEEE Trans. Elec.dev., 2006.
- [11] Paul L.McEuen, Michael Fuhrer, Hongkun Park, "Single walled carbon nano tube Electronics", IEEE Trans. on Nano Technology, 2002.
- [12] S. Heinze, J. Tersoff, R. Martel, V. Derycke, J.Appenzeller, and P.Avouris, "Carbon nanotubes as Schottky barrier transistors," Phys. Rev.Lett., vol. 89, no. 10, pp. 106 801-1–106 801-4, 2002.
- [13] J. Appenzeller, J. Knoch, V. Derycke, R. Martel, S. Wind, and P. Avouris, "Field-modulated carrier transport in carbon nanotube transistors," Phys. Rev. Lett., vol. 89, no. 12, pp. 126 801-1–126 801-4, 2002.
- [14] Jason Clifford, D.L. John, and David L. Pulfrey, "Bipolar Conduction and Drain-Induced Barrier Thinning in Carbon Nanotube FETs", IEEE Trans. on Nano Technology, pp. 181 –185, 2003.
- [15] D.L. John, L.C. Castro, J.P. Clifford, and D.L. Pulfrey, "Electrostatics of coaxial Schottky-barrier nanotube field-effect transistors," IEEE Trans. Nanotechnol., vol. 2, pp. 175–180, 2003.
- [16] Arash Hazeghi, Tejas Krishnamohan, and H.-S. Philip Wong, "Schottky-Barrier Carbon Nanotube Field-Effect Transistor Modeling", IEEE Trans. Electron Devices, vol. 54, no. 12, pp. 439–445, Mar. 2007.
- [17] Y. Imry, and R. Landauer, Rev.Mod.Physics, 71, 1999.
- [18] J. Guo, Carbon Nanotube Electronics: Modelling, Physics and Applications, Ph.D Thesis submitted to Purdue University, 2004.



**Sridevi V.** received her B.E degree in Electrical and Electronics Engineering from Bharathidasan University, Trichy, India in 1999 and her M.E degree in Power Systems from Anna University, Chennai, India, in 2005. She is currently working for her Ph.D. degree in Department of Electronics and communication engineering at Sathyabama University, Chennai, India. Her present area of research interests includes modeling and analysis of Carbon Nanotube Field Effect Transistor based circuits, Nano high speed devices and circuits. She is a life time member of Indian Society for Technical Education (ISTE).



**Jayanthy T.** received her doctorate degree in the field of Microwaves from Sathyabama University in 2007, B.E degree in Electronics and communication Engineering in 1990 and M.E degree in Microwaves and optical Engineering in 1993 from Madurai Kamaraj University.

She has more than 18 years teaching experience. She was working as a Professor in Electronic and communication department in Sathyabama University. At present she is working as a principal in Panimalar Institute of Technology, Chennai. She has published several papers in international/national journal and conferences. She has published three books named as Microwave Engineering, optical Engineering and transmission lines and waveguides.

Dr.Jayanthy became a fellow of IETE, life member of Society of EMC Engineers and a life member of Indian science congress Association. Her field of interest is Electromagnetics, Microwaves and Antennas.